

In The Claims:**Claims 1-5 (canceled)**

Claim 6. (original) A memory control method for controlling the transfer of memory data, comprising:

receiving and decoding a memory access command, wherein the memory access command includes an access address and a command code;

if the access address points to a memory bank range having an error-check-correction function but outside a graphic memory range:

reading data from memory and modifying the data before writing back into the memory if the command code is a partial write command; and

executing an error checking and correction program while reading from the memory if the command code is a read command;

writing the data to memory if the command code is a normal write command; and

if the access address is within the graphic memory range, conducting a read/write operation without any error checking or correction.

Claim 7. (original) the memory control method of claim 6, wherein determining the actions on the memory further includes:

if the command code is a partial write command, data is read from the memory and modified before writing back:

if the command code is a non-partial write command, a normal memory write operation is conducted; and


if the command code is a read command, a data read from the memory read is error-checked and corrected.

Claim 8 (canceled)

No fee is believed to be due in connection with the filing of this paper. However, the Commissioner is authorized to charge any additional fees that may be required to Account No. 50-0710 (Order No. JCLA7357).

Respectfully submitted,
J.C. PATENTS

Dated: 7/23/2004

By: 
Jiawei Huang
Registration No. 43,330

Correspondence Address:
4 Venture, Suite 250
Irvine, CA. 92618
Tel.: (949) 660-0761